



# HYDRAULIC UNIVERSAL DISPLAY PROCESSOR SYSTEM (HUDPS)

Grumman Aerospace Corporation South Oyster Bay Road Bethpage, New York 11714



21 November 1981

Final Report for Period
1 April 1981 to 1 September 1981

Approved for Public Release: Distribution Unlimited



Prepared for Aircraft and Crew Systems Technology Directorate Naval Air Development Center Warminster, Pennsylvania 18974



DATE FILE COPY

001

#### NOTICES

REPORT NUMBERING SYSTEM - The numbering of technical project reports issued by the Naval Air Development Center is arranged for specific identification purposes. Each number consists of the Center acronym, the calendar year in which the number was assigned, the sequence number of the report within the specific calendar year, and the official 2-digit correspondence code of the Command Office or the Functional Directorate responsible for the report. For example: Report No. NADC-78015-20 indicates the fifteeth Center report for the year 1978, and prepared by the Systems Directorate. The numerical codes are as follows:

CODE	OFFICE OR DIRECTORATE
00	Commander, Naval Air Development Center
01	Technical Director, Naval Air Development Center
02	Comptroller
10	Directorate Command Projects
20	Systems Directorate
30	Sensors & Avionics Technology Directorate
40	Communication & Navigation Technology Directorate
50	Software Computer Directorate
60	Aircraft & Crew Systems Technology Directorate
70	Planning Assessment Resources
80	Engineering Support Group

PRODUCT ENDORSEMENT - The discussion or instructions concerning commercial products herein do not constitute an endorsement by the Government nor do they convey or imply the license or right to use such products.

REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
NADC-82053-60	3. RECIPIENT'S CATALOG NUMBER
TITLE (and Subtitle)  Hydraulic Universal Display Processor System	5. TYPE OF REPORT & PERIOD COVER Final Report 01 April 81 to 01 Sept 81
	6. PERFORMING ORG. REPORT NUMBER
John J. Duzich Herman L. Dreksler	8. CONTRACT OF GRANT NUMBER(*) N62269-81-C-0243
PERFORMING ORGANIZATION NAME AND ADDRESS Grumman Aerospace Corporation Bethpage, New York 11714	IO. PROGRAM ELEMENT, PROJECT, TAS AREA & WORK UNIT NUMBERS
CONTROLLING OFFICE NAME AND ADDRESS Naval Air Systems Command Washington, D.C.	12. REPORT DATE 21 November 81
Code 340  MONITORING AGENCY NAME & ADDRESS(II different from Controlling Office)  Naval Air Development Center  Warminster, Pennsylvania 18974	51 15. SECURITY CLASS. (of this report) Unclassified
	15. DECLASSIFICATION, DOWNGRADING SCHEDULE
DISTRIBUTION STATEMENT (of this Report)  Approved for Public Release  Distribution Unlimited	<del>.</del>
DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different in	om Report)
SUPPLEMENTARY NOTES	

19. KEY WORDS (Continue on reverse side if necessary and identify by block number)

Hydraulic

Sensors

Digital

Display

Microprocessor

Alphanumeric

Processor

Multiplexer

Diagnostic

Universal

Discrete

20. ABSTRACT (Continue on reverse side if necessary and identify by block number)

This six month study effort explored methods of display fault indication to ground support personnel and optimize microprocession circuitry for universal aircraft application.

Task I established the maximum number of sensors required for a complex, comprehensive diagnostic system for the F14A as 150: Inputs could be either analog or digital. For comparison purposes, an A6E system was considered.

#### CURITY CLASSIFICATION OF THIS PAGE(When Date Entered)

- Fault display methods were investigated with emphasis on smart alphanumeric devices in Task II. Volatile and non-volatile memory components were utilized along with the Intel 8748 microprocessor and associated EPROMS. The use of National Semiconductor ADCO816 data acquisition chips consisting of a 16 input multiplexer, an 8 bit A/D converter and an 8 bit tri-state buffered output facilitates the many inputs.
- Power consumption for a complete system was estimated as 5 watts while airborne. On the ground, 15 watts at 5 volts is required for display requirements.
- Display envelope would measure 8x7x6 and would contain approximately 6 circuit boards.

In Task III a universal display processor system was formulated. A Block Diagram and several flow diagrams were generated. Multiplexer schematics were established for analog and discrete inputs. An electrical component parts list was generated for a typical system.

Accession For

NTIS CRA&I
DTIC TAB
Unannounced
Justification

By
Distribution/
Availability Codes

Avail and/or
Special

OTIC
COPY
INSTITUTE

OTIC
COPY
INST

#### **PREFACE**

This report was prepared by the Grumman Aerospace Corporation under Naval Air Development Center Contract Number N62269-81-C-0243 entitled "Display/Processor Fault Indication System".

The program was based on previous feasibility, development, and flight tests conducted and reported in the following published documents:

NADC Report No. TR75168-30 Final Engineering Report - Phase I - HYCOS

NADC Report No. TR76389-30 Hydraulic Diagnostic Monitoring System (Interim Report)

NADC Report No. TR76390-30 Hydraulic Diagnostic Monitoring System (Final Report)

This work task explored methods of display fault indications to ground support personnel and optimized microprocessor circuitry to allow use by any Navy aircraft.

The Display Processor System was designed for universal application to any Navy aircraft hydraulic system. A change in microprocessor programming compensates for hydraulic system differences and sensor variation requirements.

The sponsoring agency is the Naval Air Systems Command, Washington, D.C.

Mr. Steve Hurst - AIR340C was the Program Manager. Mr. Douglas O. Bagwell of NADC administered and provided technical guidance for this effort.

Grumman Aerospace Program Manager was Mr. Edwin A. Anderson with Mr. John J. Duzich and Herman L. Dreksler as Project Engineers.

## CONTENTS

Section			Page
1	SUMMAR	RY	1-1
	1.1	Task I	1-1
	1.2	Task II	1-1
	1.3	Task III	1-2
2	INTROD	OUCTION	2-1
	2.1	Diagnostic System Size	2-1
	2.2	Fault Indication System Sensors	2-1
	2.3	Fault Display Descriptors	2-2
3	DISCUS	SION	3-1
	3.1	General Considerations	3-1
	3.2	HUDPS Block Diagram Description	3-2
	3.3	Flight Executive Flow Diagram	3~5
	3.4	Flow Diagram : Error Subroutine	3~7
	3.5	Flow Diagram : Ground Executive Routine	3~8
	3.6	Microprocessor Program	3-9
	3.7	Analog Multiplexer Schematic	3-13
	3.8	Discrete Inputs and Digital Inputs Schematics	3-17
	3.9	Alphanumeric Displays	3-17
		3.9.1 Display Technologies	3-19
		3.9.2 Methods of Displaying Alphanumerics	3-22
	3.10	Memory	3-25
	3.11	Power Requirements	3-27
	3.12	Electrical Parts List	3-28
		3.12.1 8751: Single-Chip 8-Bit Microcomputer	3-28
		3.12.2 HDSP: 5 x 7 Dot Matrix Alphanumeric Display System	3-31
		3.12.3 ADC0816: Single-Chip Data Acquisition System	3-31

# CONTENTS (Cont)

Section		Page
	3.12.4 2764: 8K X 8 Ultraviolet Erasable PROM	3-31
	3.12.5 2708, 2716, 2732: Ultraviolet EPROM	3-34
	3.12.6 X2201-30: 1024 X 1 Nonvolatile Static RAM	3-34
	3.12.7 AD537: Voltage-to-Frequency Converter	3-34
	3.12.8 54LS151: Data Selector/Multiplexer	3-37
	3.12.9 54LS251: Tri-State Data Selector/ Multiplexer	3-37
4 CON	NCLUSIONS AND RECOMMENDATIONS	4-1
4.1	Conclusions	4-1
4.2	Recommendations	4-1
5 REF	TERENCES	5-1

## **ILLUSTRATIONS**

Fig. No.		Page
2-1	F-14A Hydraulic System	2-3
2-2	Flight Power System	2-4
2-3	Combined Power System	2-5
2-4	A-6A Hydraulic Schematic	2-6
3-1	HUDPS Block Diagram	3-3
3-2	Flight "Executive" Flow Diagram	3-6
3-3	Executive Program Flow Diagram (Ground)	3-8
3-4	Sample Program	3-10
3-5	Analog Multiplexer for 64 Analog Inputs	3-14
3-6	Analog Multiplexer for 48 Additional Inputs	3-15
3-7	Multiplexer Schematic for 64 Discrete or Digital Inputs	3-18
3-8	5 X 7 Dot Matrix	3-22
3-9	Typical 128-Character Font	3-23
3-10	Line Segments	3-23
3-11	14-Line Segment Font	3-24
3-12	16-Line Segment Font	3-24
3-13	Skewed 16-Segment Display	3-25
3-14	Intel 8751 Data Sheet	3-30
3-15	Hewlett-Packard 5 X 7 Dot Display System	3-32
3-16	Single Chip Data Acquisition System	3-33
3-17	Single Chip Data Acquisition System	3-35
3-18	Non-volatile Static RAM Data Sheet	3-36
3-19	Voltage-to-Frequency Converter Data Sheet	3-38
3-20	Data Selector/Multiplexer Data Sheet	3-39
3-21	Tri-State Data Selector/Multiplexer	3-40

# TABLES

Table		Page
2-1	Display Processor Fault Indication System Sensors	2-7
2-2	Fault Display Descriptors	2-9
3-1	Hexadecimal Numbers	3-16
3-2	Alphanumeric Display Sources	3-20
3-3	Currents Versus Parts	3-28
3-4	Electrical Parts List	3-29

#### 1 - SUMMARY

#### 1.1 TASK I

The Task I effort established the maximum number of analog and digital sensors required for a comprehensive, complex diagnostic system for the F-14A aircraft as 150. The system, however, could handle up to 240 inputs. In addition, the A-6E INTRUDER system was used as a comparative aircraft for universal application.

Block diagrams of both the F-14A and A-6E were studied and are included in the report.

A brief description and listing of the display/processor fault indication system sensors was tabulated based on the F-14A vehicle. Supplementary display and action descriptors were generated to define and direct the course of action required as diagnosed by the system.

#### 1.2 TASK II

Fault display methods for ground support personnel were investigated during

Phase II with emphasis on smart alphanumeric devices. Electronics which convert

ASCII data to alphanumerics was selected.

Both volatile and nonvolatile memory components are utilized in conjunction with the Intel 8751 microprocessor and the Intel 2764 and 2716 EPROMS. In addition, analog-to-digital conversions utilize a National Semiconductor ADC 0816 data acquisition chip consisting of a 16-input multiplexer, an 8-bit A/D converter, and an 8-bit tristate buffered output.

Power and voltage requirements were investigated. Power consumption for a complete system is estimated at 5 W using a DC-to-DC converter for 28- to 5-volt conversion while the vehicle is airborne.

On the ground, 15 W is required during interrogation due to the display requirements.

The estimated display envelope is  $8 \times 7 \times 6$  in. and contains 30 ICs mounted on six circuit boards.

#### 1.3 TASK III

In Task III, a universal hydraulic advanced display processor system was formulated for application to any aircraft hydraulic system. Input signals such as discrete voltages, analog voltage levels, and variable-frequency pulse trains are sampled, compared to a known valve, and stored in a nonvolatile memory. Different signal types are fed into separate multiplexers whose outputs are controlled by the microprocessor.

A typical block diagram and several flow diagrams were formulated. A sample program was then generated. Multiplexer schematics for both analog and discrete inputs were established.

Six different types of display technologies were investigated utilizing information from 54 manufacturers. An electrical component parts list was generated for a typical system. A detailed description of the recommended elements is included in this report.

#### 2 - INTRODUCTION

The purpose of this Hydraulic Universal Display Processor System (HUDPS) study was to explore methods of display fault indications to ground support personnel for various aircraft hydraulic systems.

The study display/processor system covered a universal system capable of interfacing with any Navy aircraft hydraulic system by a change in software/micro-processor programming.

A systems approach was used for this study.

## 2.1 DIAGNOSTIC SYSTEM SIZE

In determining the largest, most complex processor required, Grumman Aerospace has selected the F-14 Tomcat because of its sophisticated multiple hydraulic systems. A hydraulic block diagram, Fig. 2-1, depicts the many subsystems used on the aircraft (Ref. 1). In addition, Fig 2-2 and 2-3 show details of the flight and combined power systems. For comparison, Fig. 2-4 illustrates the simplified Grumman A-6A hydraulic schematic.

The maximum number of sensors that might be used in an F14A hydraulic system is approximately 150 and are listed in Table 2-1. To a great extent, many of these sensors may be combined and optimized due to system requirements. The sensors used in the system are:

- Discrete (manually resettable)
- Reliable
- Self-checking (where possible)
- Analog
- Digital
- Non-intrusive (malfunction does not affect system operation).

For display purposes, a terminology list and action descriptors are listed in Table 2-2. This list does not include such items as corrective action and possible replacement part numbers.

## 2.2 FAULT INDICATION SYSTEM SENSORS

The hydraulic subsystem and major components dictate the maximum number of potential sensors required for an F-14 hydraulic system. The sensors would preferably be digital in nature. However, the universal system could handle analog and discrete inputs as well.


## 2.3 FAULT DISPLAY DESCRIPTORS

A study was performed to define the various component designations used throughout the vehicle with the resulting abbreviated display callout. This listing is presented in Table 2-2.


In conjunction with this listing, another tabulation defines the nature or severity of the problem based on sensor inputs. As a result of the combined lists, the:

- Nature
- Effect
- Location
- Remedial Action

would be sequentially displayed on the viewing panel.



2-3



R81-2049-002D





Fig. 2-2 Flight Power System



R81-2049-003D




Fig. 2-3 Combined Power System




Fig. 2-4 A-6A Hydraulic Schematic

TABLE 2-1 DISPLAY PROCESSOR FAULT INDICATION SYSTEM SENSORS (SHEET 1 OF 2)

SYSTEM	SENSORS	SYSTEM	SENSORS
REFUEL PROBE	<ul><li>PRESSURE</li><li>DIFFERENTIAL PRESSURE</li><li>TEMPERATURE</li><li>FLOW</li></ul>	SPOILER MODULE	• PHESSUHE • DIFFERENTIAL PHESSUHE • TEMPERATUHE • FLOW
GUN DRIVE	<ul><li>PRESSURE</li><li>DIFFERENTIAL PRESSURE</li><li>TEMPERATURE</li><li>FLOW</li></ul>	MIDOUTBD/OUTBD SPOILERS	LEVEL     DISPLACEMENT     PRESSURE     DIFFERENTIAL PRESSURE
NOSE GEAR ABORT	<ul><li>PRESSURE</li><li>DIFFERENTIAL PRESSURE</li><li>FLOW</li></ul>	WING SWEEP	FLOW PRESSURE
NOSE WHEEL STEERING	<ul><li>PRESSURE</li><li>DIFFERENTIAL PRESSURE</li><li>TEMPERATURE</li><li>FLOW</li></ul>	WHEEL BRAKE	DIFFEHEN HAL PHESSURE     TEMPERATURE     FLOW     DIFFERENTIAL DISPLACEMENT     CONTINUITY
GLOVE VANE	<ul> <li>PRESSURE</li> <li>DIFFERENTIAL PRESSURE</li> <li>TEMPERATURE</li> <li>FLOW</li> <li>DIFFERENTIAL DISPLACEMENT</li> </ul>		• PHESSURE • DIFFERENTIAL PHESSURE • TEMPERATURE • PRECHARGE • FLOW • MOISTURE
AICS	<ul> <li>PRESSURE</li> <li>DIFFERENTIAL PRESSURE</li> <li>TEMPERATURE</li> <li>FLOW</li> <li>DIFFERENTIAL DISPLACEMENT</li> </ul>	AUX FLAP	<ul> <li>BHAKE CLEAHANCE</li> <li>PRESSURE</li> <li>DIFFERENTIAL PHESSURE</li> <li>TEMPERATURE</li> <li>PRECHARGE</li> </ul>
EMERGENCY GENERATOR	<ul><li>PRESSURE</li><li>DIFFERENTIAL PRESSURE</li><li>TEMPERATURE</li><li>FLOW</li></ul>	MIDINBD SPOILERS	<ul> <li>FLOW</li> <li>MOISTURE</li> <li>PHESSURE</li> <li>DIFFEHENTIAL PHESSURE</li> </ul>
HI-LIFT CONTROL VA.	<ul> <li>PRESSURE</li> <li>DIFFERENTIAL PRESSURE</li> <li>TEMPERATURE</li> <li>FLOW</li> </ul>	AFCS	FIOW     FLOW     PRESSURE     DIFFERENTIAL PRESSURE
MOTOR R81:2049-005(1/2)D	OUIESCENT FLOW		• DIFFERENTIAL DISPLACEMENT

TABLE 2-1 DISPLAY PROCESSOR FAULT INDICATION SYSTEM SENSORS (SHEET 2 OF 2)

SYSTEM	SENSOR	SYSTEM	SENSORS
SPEED BRAKE	<ul><li>PRESSURE</li><li>DIFFERENTIAL PRESSURE</li><li>TEMPERATURE</li><li>FLOW</li></ul>	ACCUMULATOHS BRAKE	<ul><li>PRECHANGES</li><li>TEMPENATURE</li><li>DISPLACEMENT</li></ul>
ARRESTING HOOK	<ul><li>PRESSURE</li><li>DIFFERENTIAL PRESSURE</li><li>TEMPERATURE</li><li>FLOW</li></ul>	FLT	PRECHARGE     TEMPERATURE     DISPLACEMENT
RUDDER/STABILIZER	<ul> <li>PRESSURE</li> <li>DIFFERENTIAL PRESSURE</li> <li>TEMPERATURE</li> <li>QUIESCENT FLOW</li> <li>FLOW</li> <li>DIFFERENTIAL DISPLACEMENT</li> </ul>	COMB	PHECHANGE     TEMPERATURE     DISPLACEMENT     PRECHANGE     TEMPERATURE     DISPLACEMENT
FCBM	PRESSURE     DIFFERENTAL PRESSURE     TEMPERATURE     FLOW     LEVEL     LEVEL	PNEUMATIC BOTTLES CANOPY	PRESSURE     TEMPERATURE     LIQUIO     DESCUBE
MAIN LANDING GEAR (6) DOOR ACT INBOARD OUTBOARD DOOR LOCK	PRESSURE     DIFFERENTIAL PRESSURE     TEMPERATURE     FLOW	_	• TEMPERATURE • LIQUID • FLOW
TIMER VALVE NOSE LANDING GEAR	<ul><li>PHESSURE</li><li>DIFFERENTIAL PHESSURE</li><li>TEMPERATURE</li><li>FLOW</li></ul>	7 H	• IEMPERATORE • PRESSURE • QUIESCENT FLOW • RPM • TORQUE
OVERWING FAIRING	<ul><li>PRESSURE</li><li>TEMPERATURE</li><li>FLOW</li></ul>		DIFFERENTIAL PRESSURE     TEMPERATURE     FLOW
POWER TRANSFER UNIT	• CASE • FLOW • PRESSURE • TEMPERATURE	RESERVOIRS	AIR     TEMPERATURE     PRESSURE     LEVEL     RATE
RB1-2049-005(2/2)D			

TABLE 2-2 FAULT DISPLAY DESCRIPTORS

TERMINOLOGY	DISPLAY	TERMINOLOGY	DISPLAY
FLIGHT SYSTEM	FLT SYS	BRAKE	BRAKE
COMBINED SYS	COMB SYS	TEMP	TEMP
COMBINED 3 13	COMBSTS	PADWEAR	DISC PADS
FILTER	FILTER	FLUID LEVEL	LEVEL
(FLIGHT, COMB, PRESSURE,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	ACCUM PRESS	ACCUM PRESSURE
RETURN, CASE)		1.000	7.000.III
DIFFERENTIAL PRESSURE	DELTAP	1	
FLOW		MOISTURE	WATER
TEMP			
ISOLATION VALVE	ISO VALVE	ELAPSED TIME	ELT
		FLIGHT DURATION	FLT DUR
PUMP	PUMP	i	
CASE FLOW	CASE FLO	TAIL HOOK DASH POT	TAIL HOOK
QUIESCENT FLOW	QUIES FLO	PRESSURE	PRESSURE
		TEMP	TEMP
RESERVOIR	RESERVOIR	1 [	
LEVEL	LEVEL	RUDDER ACTUATOR	RUDDER
AIR	AIR	QUIESCENT FLOW	QUIES FLO
PRESSURE LEAKAGE	PRESSURE LEAK	STABILIZER ACTUATOR	STAB
LEARAGE	LEAK	QUIESCENT FLOW	QUIES FLO
ACCUMULATOR	ACCUMULATOR	GDIESCENT FLOW	QOIES FEO
DISPLACEMENT	DISPLACEMENT	TRANSFER PUMP	TRANS PUMP
PRESSURE	PRESSURE	FLOW	FLOW
TEMPERATURE	TEMPERATURE	TEMPERATURE	TEMPERATURE
PNEUMATIC BOTTLE	PNEU BOTTLE	SPOILER PACKAGE	SPOILER
PRESSURE	PRESSURE	3 ø WINDINGS	PRESSURE
TEMPERATURE	TEMPERATURE	PHASE OPERATION	TEMPERATURE
CANOPY	CANOPY	}	PHASE
GEAR	GEAR	}	OPEN CIRCUIT
DOOR	DOOR	CAVITATION	CAVITATION
RELIEF VALVE	RELIEF VALVE	ACTION DESCRIPTORS	
LEAKAGE	LEAK		
		REPLACE	OVERHEAT
SYSTEM	SYSTEM	SERVICE	OVERTEMPERATURE
PRESSURE	PRESSURE	HIGH	FILTER CLOGGED
TEMPERATURE	TEMPERATURE	]	SENSOR DEFECTIVE MAINTENANCE REQUIRED
FLIGHT CONTROL BACKUP	FCBM	LOW	SYSTEMS GO
TEMPERATURE	TEMPERATURE	INDICATOR	IMPENDING FAILURE
LEVEL	LEVEL	INOPERATIVE	EMERGENCY CONDITIONS
		ADJUST	PUMP WEAR
SHOCK STRUTS	SHOCK STRUTS	1	FLUID CONTAMINATED
PRESSURE	PRESS	ALIGN	PUMP INOPERATIVE
LEVEL	LEVEL	SECURE	PUMP ISOLATED
DISPLACEMENT	DISPLACEMENT	1	SYS A ISOLATED
	J	LEAKAGE	

#### 3 - DISCUSSION

#### 3.1 GENERAL CONSIDERATIONS

Methods of display fault indication for ground support personnel have been investigated with emphasis on "smart" alphanumeric devices. The "smart" portion of the display contains the electronics that converts ASCII data to alphanumerics, refreshes the display so that it is flicker-free, and has the knowledge of where to put each character in the display. These "smarts" should be purchased from the display manufacturer with the display itself using their existing pre-programmed microcomputer circuitry, as it is reasonably priced and requires no additional design. A recommended example is the Hewlett-Packard HDSP-2471 used in conjunction with their HSDP-2432, which is a 32-character alphanumeric display panel using LEDs organized in a 5x7 dot matrix.

The overall electronic system including the display, microprocessor, support circuits, and analog/digital requirements have been studied and an electronic system is proposed that is adaptable to any Navy aircraft by using removable firmware program modules. Memory requirements, both volatile and nonvolatile, have been included to ensure handling the most complex system. The recommended microprocessor for system control is the Intel 8751 operating with Intel 2764 and 2716 Eraseable Programmable Read Only Memories (EPROMs). Analog-to-digital (A/D) conversion is done under microprocessor control using National Semiconductor ADC 0816 data acquisition chips that consist of a 16-input multiplexer, an 8-bit A/D converter, and an 8-bit tri-state output. Inputting digital data is done using TTL multiplexer ICs with an eventual tri-state output. The tri-state output allows many data outputs to be tied to a common data bus without loading. A system block diagram with a description of operation is included in this report.

Power and voltage requirements have been kept to a minimum. The power estimate for the complete system will be approximately 5 W using a DC-to-DC converter to change the aircraft 28 V to 5 V while the box is airborne, and 15 W using a 5-V at 5-A DC power supply while the unit is being interrogated on the ground.

A parts list listing the number of parts and the box size is included. The estimate is for 30 ICs mounted on six circuit boards plugged into a box that measures  $8 \times 7 \times 6$  in.

Flow diagrams for airborne and ground-based operations have been generated. A typical microprocessor program for a very basic system has been generated and is also included. Typical schematics of the multiplexing schemes for analog and digital inputs are shown and described.

A study of display technologies and methods of character generation has been completed with the results presented.

## 3.2 HUDPS BLOCK DIAGRAM DESCRIPTION

The Hydraulic Universal Display Processor System (HUDPS) is a display/
processor system designed for universal application to any aircraft hydraulic system.
Hydraulic signals in the form of discrete voltages, analog voltage levels, and variablefrequency pulse trains are sampled, compared to a known value, and stored in a nonvolatile memory as a "1" for a failure or a "0" for no failure. There is also a provision
for driving outputs to help overcome failures (control function).

Figure 3-1 shows the HUDPS block diagram. Each of the different types of signal are fed into separate multiplexers whose outputs are controlled by the microprocessor (MP).

Discrete inputs are digital-level signals and require no signal processing. Analog signals are converted to digital equivalents with the MP controlling the analog-to-digital (A/D) converter. The variable-frequency pulses are outputs of a voltage-to-frequency (V/F) converter which are fed into a counter for a unit time; the




Fig. 3-1 HUDPS Block Diagram

result is that an initial analog voltage has now been converted to its digital equivalent.

The MP addresses each of the multiplexers and selects one signal to be operated on at a time. For the discretes, the MP steps through the individual signals one at a time and enables the discrete multiplexer to feed the data bus. The MP inputs the data from the bus and operates on it.

For the V/F inputs the MP selects one input, clears a counter, enables the digital data to load the counter for a predetermined unit time, and then inhibits further data from entering the counter. The data is then loaded onto the data bus and acquired by and operated on by the MP.

One analog data channel at a time is MP selected and directed through the multiplexer into the A/D converter which starts conversion when commanded to by the MP; upon completion, the A/D converter sends out an end of conversion (EOC) signal. The data is then available to the data bus and is acquired by and operated on by the MP.

Failure information is stored in the nonvolatile RAM (NOVRAM). The MP determines whether the NOVRAM reads or writes data and to or from what address. Data is transferred between the MP and the NOVRAM across the data bus.

If an in-flight failure occurs that can be corrected by electronic action, the MP controls drivers that accept information from the data bus to perform the corrective action(s). The corrective action(s) are preprogrammed in the PROM, which is a 28-pin integrated circuit (0.6 in. wide by 1.4 in. long) that can be removed from its socket and replaced by one with a different program for different corrective actions (such as for different aircraft types).

For display circuitry operation, the MP sequences throught the NOVRAM memory looking for failures. A failure indication and its particular address signals the MP where to go in the data PROM to acquire data associated with that failure. The


MP feeds the data to be displayed to the Display Control circuitry. The latter is a "smart" system that decodes ASCII data, positions the data on the readout, refreshes the data to avoid flicker, and holds the data until told to change. The display is comprised of alphanumeric characters.

#### 3.3 FLIGHT EXECUTIVE FLOW DIAGRAM

The flight executive flow diagram is shown in Fig. 3-2. During this routine, each data line is sampled one at a time. Discretes are checked for either a "1" or "0"; analog data is converted to digital and either compared to a preset value or stored if it is required for a later calculation. Digital data (from V/F converters) is counted for a unit time and compared to a preset value, or stored if it is required for calculations. After all inputs have been sampled, the data stored in memory for calculations are acted on. Errors are stored in the NOVRAM RAM. At the end of the flight the RAM data is transferred to the NOVRAM EEPROM.

The flow diagram description is as follows:

- Power is applied
- The unit waits until the weight on wheels switch is off, showing that the aircraft is airborne
- All internal registers, counters, memories, and control circuits are initialized
- The discrete data is sampled (Fig. 3-2, (7))
- The error subroutine is called (see error subroutine)
- The multiplexer is incremented to sample the next data input
- If more discrete data must be sampled, the program is returned to (7) above and the loop repeated. The loop from (7) is repeated until all of the discretes have been checked
- The analog data is sampled (Fig. 3-2, (2))
- A/D conversion is performed






Fig. 3-2 Flight "Executive" Flow Diagram

## 3.4 FLOW DIAGRAM: ERROR SUBROUTINE

The error subroutine included in Fig. 3-2 checks that the data is correct. If there is an error, a "1" is written into the NOVRAM RAM at a known address (for no error, a "0" is written). After writing, the program returns to the Executive Routine.

- If the data is not required for a later calculation, the error subroutine is called. If it is required for a later calculation, the data is stored in the microprocessor RAM for later use
- The analog multiplexer is incremented
- The loop from (2) above is repeated until all of the analog channels of data have been sampled
- A digital data channel is fed into a counter for a unit time. This data is derived from a voltage-to-frequency (V/F) converter (Fig 3-2, (5))
- If the data is not required for a later calculation, the error subroutine is called. Otherwise, the data is stored in the microprocessor RAM for later use
- The digital data multiplexer is incremented
- The loop from (5) above is repeated until all of the V/F channels have been sampled
- The data required for calculations are called from the RAM memory
- Calculations are performed
- The error subroutine is called
- Calculations continue until completed
- When this routine is completed, data are transferred from the RAM to the EEPROM in the NOVRAM.

## 3.5 FLOW DIAGRAM: GROUND EXECUTIVE ROUTINE

The executive flow diagram for the aircraft on the ground is shown in Fig. 3-3. This routine includes a self-test, an examination of the error memory for failures that have occurred in flight, and error results and actions to be taken using the alphanumeric display. The operation follows:




Fig. 3-3 Executive Program Flow Diagram (Ground)

- Power is applied to the system, an indication of being on the ground (such
  as the output of the weight on wheels switch), and a start command (possibly
  from a momentary switch) enables the system to start
- All counters, registers, and control states are initialized, and the NOVRAM/
   RAM is loaded with the data stored in its EEPROM.
- If self-test fails, a system failure will be indicated and the system will stop.

  If the self-test is correct, the display will indicate a self-test OK (Fig. 3-3,

  (1))
- Look for an error indication in the NOVRAM and increment the address counter. If there is an error, the pertinent information about the memory location is displayed (the type of failure, the location of the failed component, replacement part number). If there is no error, verify that all memory locations have been tested. If they haven't, return to item (1) above and repeat
- If all memory locations have been tested, stop and wait for a restart command.

### 3.6 MICROPROCESSOR PROGRAM

A simple program using an 8748 microprocessor has been written to interface with a Hewlett Packard smart display and two switches used to simulate system failures. The 8748 is the forerunner of the 8751 microprocessor, which is the recommended unit for ultimate system use. The 8748 has 1K bytes of EPROM, one timer, 64 bytes of RAM, and three 8-bit I/O ports.

The program, shown in Fig. 3-4, continuously samples the two switches to determine if there is a failure. If there is no failure, the words "\*ALL SYSTEMS OPERATIONAL\*" is printed out. The sentence is held for approximately 2 sec and the program again samples the two switches. Two randomly selected three-line messages were written into the microprocessor PROM to simulate actual conditions.

		<del></del>	
PSPM8 VIV3 SRC T	ITLE("FDI 11/28	/91/1 PRINT (LP)	
-			
			P9GE 1
ISIS-II MCS-48/U FDI 11/20/81	PI⊸41 MRCRU HSS	EMBLER V3. W	PML 1
100 22 200 22			
C0C 081	LINE	Source Statement	
3200	1	ORG 0	
3969 3465	2	JAP EVEC	LEAVE DIOPEN FOR INTERRUPT
9992 99	3	HOP	
2093 20 2094 29	<b>4</b> 5	HOP HOP	
9995	6 E0 <b>E</b> 0	OPG 5	
9995 1465	•	CALL PESET	
8997 2729 8889 146E	3	MOV AJ #28H (ALL INPUT	
8668 22ET	19	MOV IN MOETH	SENO OUT CONTPOL WORD
3990 145E	ïī.	CALL IMPUT	BLOCK TPANSFER INITIALIZE P2 AS IMPUT PORT
999F 225F 9911 18	12 12	#0∀ ñ,##FFH 3U11, 92 ñ	INDITALIZE PZ RS DROD POWE
9912 39	14	WIP.	
9912 69	15	NOP	
9914 98 9915 1217	16 E1 17	IN A.P2 188 EPPOP1	TEST EPPOP INPUTS
3917 AH	19 52	IN A. F2	
<del>20</del> 18 7241	19	.781 EPF0P2	
9919 99 9918 1227	2 <b>9</b> 54	IN A P2 189 EPPOP1	
3910 1465	21 22	(ALL PESET	
991F 9889	22 22 24	MOV P3. #89H	SET CATA PEGISTER AT LOCATION 88
3921 1458 3332 1463	24 25	09LL WORD 09LL MS2000	TO OBTAIN DEFAULT DISPLAY.
9927 1489 9925 9495	26	MP E/EC	
6927 1465	17 EP9091		
3029 5629	23	1907 F3, #29H	
9928 1458 9920 1489	29 19	09LL 40R0 09LL 852999	
392F 1465	<b>71</b>	PLL PESET	
9931 5849	32	MOV R3, 848H	
9933 1458 9935 1488	23 24	CALL HORD CALL HS2000	
9937 1465	15	CALL PESET	
0029 9860	16	HOV P3, 868H	
0938 1458 9930 1489	17 18	CALL HORD CALL HS2000	
893F 9417	29	<b>71₹ E2</b>	
2941 1465	40 EPP(P2		
3942 8839 3945 1458	41 42	CRLL WORD	PRINT OUT MESSAGE FOR FILTER #2.
9947 146R	43	CALL #52989	
<b>3949</b> 1465	44	CALL PESET	
9948 8868 9940 1458	45 46	MOV R3, MOROH Crill Hord	
994F 148A	47	CRLL M52989	
8851 1465	48	CALL RESET	
9953 8900 9655 1458	49 5 <b>0</b>	MOV R3, 8900H CRLL HORD	
9857 148A	51	CPLL M52999	
9959 9495	52	JAP EXEC	
9959 8F29 9950 FB	53 HORD	HOV R7, \$29H HOV ALR3	
R81-2049-025(1/	3) D 54 INCR:	11UV 11U KJ	

Fig. 3-4 Sample Program (Sheet 1 of 3)

1515-11 FM 11		1 HACPO ASSE	19LEP. V3 9	PAGE	2
700		.INE 5	OURCE STATEMENT		
	Ε	55	40VP3 A 8A		
A.T	146E	%	ERLL INPUT		
₹ <b>961</b>	18	57	INC P3		
***52	99	53	BUNZ P7. INCR		
9264		59	PET .		
	2001	HO PESET	40V + 1041H		
<del>326</del> 7		-11	OUTL PLA		
(995A	1485 2792	÷1.	16L± 15500 10% - 0. 103H		
(445)(		44 	OUTL PLA		
196[		-55	PET		
***		55 (MPUT	NUTL BUS A		
	1192	57	MOV A MOZH		
9971	13	∻ŝ	2011, PL A		
•	17	<del>13</del>	INC A		
<del>:0</del> 7.		-ā	OUTL PLH		
	91491	71	40A 57 867H		
	1479	7	09LL 8529		
9979	5. 22 <b>80</b>	74 4520	PET		
9973 9978		75.	40V A. <b>496H</b> 40V T. A		
3970			57RT T		
(977)		THI	JTF DECR		
	8470	~9	THP CONT		
4191	55	73 CECR	STOP TONT		
464	EAT9	39	0 JNZ P2, HS28		
19734		31	PET		
	E999	32 MS500	MY 92, 194		
	1479	32 	09LL #529		
(899)		34 05 - 20 0000	PET		
	99FF 1479	95 #52 <b>999</b> 36	40V P2, #8FFH (ALL 4529		
995E		37°	PET DEED		
93 <b>99</b>	••	SS CATA	ORG CROH		
	20202029	je.	18 MLL 3	YSTEMS OPE	FATIONAL*
	41404029				
9298	50595054				
9380	45465029				
	4F594552				
	4154494F				
	4E414(29				
9329	29292929	39	ORG 328H		
	18525544	31 31	08 PUDDEP 0	ONTROL SVS	TEN FAILURE
	14455229		15 SEPT 5		
	434F4E54				
	524F4C20				
	52595354				
	<b>45402846</b>				
	41494055				
	52452020	~	****		
9349	A7AEAEEA	<i>3</i> 2	OPG 248H	MACTO DEL 05	CERT IN CES
	434F4E54 524F4C29	92	טאוואטב שט US	RUZK PILOT	SEAT ON LEFT!
	554E4445				
	9-025(2/3)0	)			

Fig. 3-4 Sample Program (Sheet 2 of 3)

```
ISIS-II MCS-48/UPI-41 MACRO ASSEMBLER, V3. 8
                                                        PRGE 3
 FDI 11/29/91
                   LINE
                             Source Statement
   E00 083
   8340 52295949
   9359 4C4F5429
   8254 52454154
   8758 284F4E28
   3250 40454654
   A7-10
                                       ORG 068H
   9360 52455040
                     35
                                       OB PEPLACE WITH MAR ASSY 6823-22-19"
   0364 41434529
   8358 57495448
   0060 00075241
   9279 20415353
   8374 59294738
8379 12273032
8370 33203129
   37.93
                                       ORG 389H
   8239 38284859
                                       DB * #MORBULIC FILTEP #7 CLOGGED# *
   3334 44524155
   0189 40494129
   9790 46494054
   8239 45522923
   8334 17294140
   2299 4F474745
   8290 442A2929
   1766
                                       ORG CARM
                                       08 FILTER IN ENGINE COMPRETMENTS
   9089 28464940
   9284 54455229
   0088 494E2945
   9090 4E47494E
   8398 4528434F
   2384 40594152
   0388 5440454E
   018C 542R2828
                                       ORG 208H
   6209
                    189
   0309-10292<del>95</del>2
                                       DB - REPLACE WITH TYPE CC-976344 '
                    191
   83C4 45584C41
   8309 43452857
   9200 49544929
   9209 54595945
   9204 26434320
   9209 19372633
   000C 34282929
                    102
                                        90
 USER SYMBOLS
                DATA
                              DECR
                                     9991 E1
9979 MS2
 CONT 8970
                                                   3014
                                                          Ε2
                                                                  9917
                                                                          ERROR1 9827
                                                                                         ERROR2 9841
                                                                                                       EXEC 9995
        3950
                INPUT 986E
                                             M52999 999A
                                                           HS588 8885
                                                                          RESET 0065
 INCR
                              1520
                                                                                        MORD 9858
 ASSEMBLY COMPLETE. NO ERRORS
R81-2049-025(3/3)D
```

Fig. 3-4 Sample Program (Sheet 3 of 3)

These are shown on Page 2 of Fig. 3-4 starting at Line Number 91 and continuing until the end of the program on Page 3 (Line Number 102).

For the first type of error the display reads out:

"\*RUDDER SWITCH NOT OPERATING\*" Holds for 2 sec

"\*SWITCH IN LOWER LEVEL\*" Holds for 2 sec

"\*SWITCH PART #M8805/99-010\*" Holds for 2 sec


The program then samples the next switch. If a failure occurs, its error message is printed out and the program then returns to the start of the program and repeats.

The program was written in assembly language shown in the column headed "Source Statement". An assembler translated this language to a hexidecimal code shown in the column headed "OBJ". The assembler also prints out a location in PROM of each line of data ("LOC") and a line number for convenience in trouble-shooting ("LINE").

### 3.7 ANALOG MULTIPLEXER SCHEMATIC

The schematic diagram of the Analog Multiplexer is presented in Fig. 3-5 and 3-6. This shows a total of 112 analog inputs controlled by one 8-bit port from the microprocessor (MP). Note that one of the ADC 0816s is not used, so that we can disconnect all of these devices from the microprocessor data bus with the input code  $\overline{AD62} \bullet \overline{AD72} \bullet \overline{AD82}$ . This is necessary to prevent lockup of the data bus by the analog inputs.

The ADC 0816 is a 16-input A/D converter and multiplexer with a tri-state output that allows the device to be tied to the data bus directly. Four input address lines (AD12, AD22, AD32, AD42) permit the selection of one of the 16 inputs through its multiplexer. The ALE input (Address Latch Enable) signal from the MP locks the address into the device. AD52 starts the A/D conversion within the block. After conversion, one combination of the three address bits (AD62, AD72, and AD82) enables eight outputs of one of the seven ADC0816s to feed the bus data.






Fig. 3-6 Analog Multiplexer for 48 Additional Inputs

A typical operating sequence follows. A typical word out of the MP is 8 bits long and is expressed as a two-digit hexidecimal (H) number (see Table 3-1). The MP outputs word 00H through its number 2 port. Address bits AD62, AD72, and AD82 all being zero disables the outputs from the data bus; AD52 being zero does not allow the start of an A/D conversion; AD12, AD22, AD32, and AD42 being zero

TABLE 3-1 HEXADECIMAL NUMBERS

DECIMAL NUM	ABER		BINARY	EQUIVALE	NT	HE	XADECIM	AL SYMBOL		
0		0000					0			
1			0001				1			
2				0010		}	2			
3				0011		}	3			
4				0100		4				
5		1		0101			5			
6		{		0110			6			
7		}		0111		}	7			
8				1000		}	8			
9				1001		}	9			
10				1010		A				
11				1011		В				
12				1100		С				
13			1101				D			
14				1110		E				
15				1111		F				
		PQ	AT 2			ADDRESS	OUTPUT			
	MOR	E SIGNIF	ICANT E	DIGIT	L	ESS SIGNIF	ICANT DI	GIT		
ADDRESS:	AD7	A06	AD5	AD4	AD3	AD2	AD1	AD0		
WEIGHT:	MSB			LSB	MSB			LSB		
WOR	WORD = X Y H									
WHERE H MEANS HEXADECIMAL										
X AND Y ARE HEXADECIMAL SYMBOLS.										
EXAMPL				0110 (BINA	ARY) =	96 (DEC)	(MAL)			
R81-2049-012D		FH =		1111 (BIN.						

selects multiplexer position 0 on each ADC 0816 (latched into the device by the ALE signal from the MP).

The MP outputs word 10H through port number 2. This starts the A/D conversion on all the devices. After conversion is completed, the MP outputs word number 20H; no change in the address, no start conversion, AD82 = 0, AD72 = 0, AD62 = 1. Device number 1 has its output enabled and its data is loaded onto the data bus.

The MP inputs the data bus data, operates on it, increments positions 82, 72, and 62, and outputs the next word 40H, etc., until all the 7 ADC0816s have their address position '0' read.

The sequence is repeated for multiplexer addresses 1 through 15 (i.e., output 01H, 11H, 21H, input data bus, etc). The program performs 16 A/D conversions in each of the seven ADC0816 devices for a total of 112 analog inputs.

### 3.8 DISCRETE INPUTS AND DIGITAL INPUTS SCHEMATICS

The operation of the multiplexer schematic for 64 discrete inputs or 64 digital inputs are shown in Fig. 3-7.

All of the LS151 multiplexers are enabled to accept the same input number by addresses AD13, AD23, and AD33, but only one of the eight is enabled to the LS251 by addresses AD43, AD53, and AD63. The tri-state output of the LS251 is enabled by address AD73.

By using additional identical circuits, the multiplexing capability can be increased. The digital capacity can be expanded to  $8 \times 64$  digital inputs by MP software.

### 3.9 ALPHANUMERIC DISPLAYS

A study of alphanumeric displays was made using the following groundrules:

 No CRT displays (large size, glass, high voltage, high power, lots of peripheral circuitry)




Fig. 3-7 Multiplexer Schematic for 64 Discrete or Digital Inputs

- The complete alphabet (eliminates seven and nine segment displays)
- Minimum heat dissipation (very difficult to remove heat from front panels)
- High light output (possible sunlight viewable)
- Rugged (shock and vibration)
- Long Life (avoid replacements)
- Capable of being multiplexed (minimum number of wires).

A listing of the companies contacted and their technology is shown in Table 3-2, Alphanumeric Display Sources.

### 3.9.1 Display Technologies

The following display technologies have been investigated:

- 1. Light Emitting Diode (LED). A solid-state device usually made up of GaAsP (galium arsenic phosphide) or GaP (galium phosphide). Light is emitted when current passes through the device in the forward direction. LEDs offer the advantages of low cost, direct drive from bipolar logic levels of 5 V, ruggedness, military temperature range of -55° to +100°C, ease of multiplexing, and a life in excess of 250,000 hr. Disadvantage are the high currents required for high brightness and limited color variety (colors available include red, green, yellow, and orange).
- 2. Liquid Crystal Displays (LCDs). Consist of a liquid crystal solution sandwiched between two glass plates that have segments etched on them. When the liquid crystals are excited by an electric field their molecules line up and reflect light. LCD advantages are low power consumption and good contrast ratio (sunlight viewable). Disadvantages include slow response time, not visible in poor or nonexistent lighting conditions, limited temperature operation (0°C to 55°C) and fragility (glass). Colors available are black, silver, amber, blue, gold, and purple.

TABLE 3-2 ALPHANUMERIC DISPLAY SOURCES

MANUFACTURER	INCANDESCENT	PLASMA GAS DISCHARGE	LED	LCD	VACUUM FLUORESCENT	ELECTRO- LUMINESCENT
AIRMAC TECH. SYSTEMS AMERICAN ELECTRONIC LABS AMPEREX AND BECKMAN	~	~	√ √	<b>6,6,6</b>		
BURROUGHS CHEMETRICS CHERRY CRYSTALOID DAKTRONICS	<b>~</b>	√ √		~'	~	
DALE DAY-LIGHT DIALIGHT DIGITAL COMPONENTS EAO SWITCH	7,	~	777	<b>~</b>		
ELECTRO PLASMA EPSON ESSCO IND. FAIRCHILD FERRANTIC	<b>√</b>	<b>V</b>	<b>*</b>	<b>*</b>	<b>&gt;</b>	
FUJITSU GENERAL DIGITAL GENERAL INSTRUMENT HAMLIN HEWLETT-PACKARD	*	<b>∀</b> <b>√</b>	<b>~</b>			
HYCOM INFO-LITE IEE INTER MARKET KOLLSMAN	<b>&gt;&gt;&gt;</b>	<b>√</b>	777	<b>√</b>	v	`>
LADCOR LIQUID XTAL DISPLAYS LITRONIX MASTER SPECIALTIES	V		*	<b>&gt;</b> ,		
NATIONAL ELECTRONICS NATIONAL SEMICONDUCTOR NEC NORDEN		√ √	<b>V</b>		<b>√</b>	
NORITAKE OPCOCA PAN AMERICAN TRADE DEV. PORTESCUP AVIONICS	<b>&gt;</b>		*	<b>√</b>	777	
REFAC ELECTRONICS SEIKO SHELLY TEC	<b>√</b>		\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \	>>>		
TI XCITRON WAGNER WAMCO	<b>&gt;</b>		Ź			
R81-2049-013D			<u> </u>			

- 3. Incandescent Displays. These are the oldest readouts and emit light by heating a filament to incandescence. Incandescents are directly viewed filament displays and can operate from 5-V levels. Operating temperature is -55°C to +100°C, adding filters makes additional colors available, and their lifetime is 60,000 to 100,000 hr (greatly affected by the temperature of the filament, which is a function of the operating voltage). Problems include high power drain and, because they are vacuum tubes, breakage.
- 4. Vacuum Flourescent Displays. Consist of a triode vacuum tube having a filament, a control grid, and a segmented anode coated with a flourescent phosphur. With a positive anode voltage, the phosphur glows when the grid goes positive and turns off when the grid becomes negative. A major advantage is their blue-green light output, which peaks near the center of the eye's spectral response and is less fatiguing than red or red-orange displays. Additional advantages are low power dissipation and a temperature range of -55°C to 100°C. Disadvantages are the continuous filament power drain, a life under 20,000 hr, and susceptibility to damage from shock.
- 5. Plasma Gas-Discharge Displays. Employ a helium-neon mixture that becomes ionized and glows in response to an applied DC voltage. "Nixie" tubes were the first of the gas discharge type devices to reach the display market. They draw low currents and have a life of about 150,000 hr; but they require high voltages for breakdown (170 to 200 V), temperature range is -20°C to +70°C, and they are glass and therefore subject to shock and vibration. Display is an orange color.
- 6. AC Thin-Film Electro-Luminescent (TFEL) Displays. Electro-luminescent powders are deposited on a thin-film substrate. This is a new technology with expectations of good temperature range (-55°C to +125°C), low

power, high brightness and luminous efficiency, and the ability to withstand shock and high altitudes. TFEL display development is being supported by the Army. Colors are yellow/orange and amber. They will be investigated further.

### 3.9.2 Methods of Displaying Alphanumerics

- 5x7 Dot Matrix. Each character is composed of five columns of seven rows
  of dots (see Fig. 3-8). A typical font for a 128-character ASCII set is
  shown in Fig. 3-9. Note that upper and lower case alphabets are
  available, as are many special symbols.
- 2. 14-Line and 16-Line Segments. Each character is made up line segments as shown in Fig. 3-10. The difference between the 14- and 16-segment displays are in the top and bottom segments. Note that, in the 16-segment display, the A and D segments are split in half as compared to the 14-segment display. An example of the character set for a 14-segment alphanumeric display is shown in Fig. 3-11. An example of a 16-segment display is shown in Fig. 3-12. A typical placement of the decimal point (DP) and the top half of the colon (CO) are also shown. A variation on these displays involve skewing the lines and dots such that the top of the character is to the right of the bottom character. See Fig. 3-13 for an example of a skewed 16-segment display.




Fig. 3-8 5 x 7 Dot Matrix




Fig. 3-9 Typical 128-Character Font





Fig. 3-10 Line Segments

R81-2049-016D



R81-2049-030D

:HAR	ACT	ER SET		3-11	14-Line	Segmen	t Font			
7		DO	L	Н	L -	н	L	Н		Н
`	$\angle$	01	L	L	н	Н	- L	<u> </u>	н	Н
	,	\D2	L	L	L	L	н	Н	Н	, н
D6 D5	D4	D3							:	
L.H	L	L		!	11	뀎	5	X	קא	/
L. H	; L	Н	<	>	*	+			•	/
LH	н	L	Ü	1	3	3	ų	S	5	7
LH	н	н	8	9	-	- /	<u>′</u>		77	7
HIL	L	L	زن	[-]	O.		B	ξ-	5	5
H · L	L	Н	<u>  </u>	7	Ú	K	<u> </u>	M	N	
H!L	н	L	£0	רא נו	R	5	Ţ		1/	N
HIL	н	н	X	Y	-7 	[	\	]	^	

All Other Input Codes Display "Blank" R81-2049-031D

Fig. 3-12 16-Line Segment Font




Fig. 3-13 Skewed 16-Segment Display

### 3.10 MEMORY

The 8751 microprocessor contains 4K bytes of PROM (4096 x 8 bits) for use as a program memory and 128 bytes of RAM (128 x 8 bits) to use for temporary storage.

A <u>2716-EPROM</u> contains 2048 bytes (2048 x 8 bits) and will be used to store constants and limits. As the program sequences through the multiplexer, data from the sensors are sent to the microprocessor. These data are then compared to stored constants or limits for that sensor. The memory chip is a plug-in device and is different for various aircraft types (F-14, A-6, E-2, etc). One device is used for each system.

The 2764 EPROM contains 8192 bytes (8192 x 8 bits) and will be used to store failure messages for use in the display mode. Each message will consist of three 32-character sentences with enough information to identify the problem and the fix. For instance, a typical message can be:

\*HYDRAULIC FILTER #7 CLOGGED\*

\*FILTER IN ENGINE COMPARTMENT\*

\*REPLACE WITH PART # CC-07634\*

Using 96 eight-bit characters, one 2764 EPROM can store 85 messages. Using two of these devices allows 170 unique communications to be used per aircraft. These memory chips are plug-in devices and are unique to each aircraft type.

The X2201-30 NOVRAM is a 1024 x 1 bit nonvolatile RAM. Each of its 1024 positions can be used to store the fact that an error has or has not occurred. While the aircraft is in flight, one piece of data is inputted to the microprocessor and compared to a known value; if a failure is indicated, a "1" is stored in that bit position of the NOVRAM (a "0" is stored if there is no failure). When the HUDPS is being interrogated on the ground, the NOVRAM positions are sampled for a failure. Each of these positions has a unique error message associated with it (see 2764 above). One NOVRAM is required per aircraft and is permanently mounted.

Avoiding the use of batteries as a backup power source for solid-state read-write memories leads to using such devices as bubble memories or electrically eraseable/programmable read-only memories.

Bubble memories utilize magnetic bubble technology and require many additional IC components to control and load data into the bubble memory device. As of this writing Rockwell, TI, and National Semiconductor have dropped out of the bubble memory field, leaving Intel as the only American manufacturer. Intel's device can store one megabit by sequential access data in a 20-pin package that is 1.7 in. square by 0.43 in. thick. Maximum temperature range is 0°C to 70°C, with a complete system requiring +5 V and +12 V and approximately 32 W per ½ megabyte. The system is currently quite expensive (about \$10,000).

Electrically eraseable read-only memories come in many acronyms from various manufacturers. These include EEPROM, EAROM, WAROM, and NOVRAM:

- Electrically Eraseable Programmable Read-Only Memory. Manufacturers include Hughes, Intel, and Motorola
- Electrically Alterable Read-Only Memory. Manufacturers include General Instrument and NCR
- Word Alterable Read-Only Memory. Manufactured by NCR
- Nonvolatile Random-Access Memory. Manufactured by Xicor.

Electrically eraseable PROMs can be erased and written into without removing them from the electronic circuit. They have a data retention lifetime with no power applied of approximately 10 years, but it takes approximately 10 msec to erase and about the same time to write new data into any one position. Once the unit is loaded with data, the access time of any location is less than 1 usec. The EEPROM, EAROM, and WAROM can be erased at individual address positions or bulk-erased. Data is entered one address location at a time; this can be very time-consuming.

The NOVRAM is a novel device that contains both an EEPROM and a static RAM (a read/write memory) on one substrate. Nonvolatile data can be stored in the EEPROM and, at the same time, independent data can be accessed in the RAM. At any time, data can be transferred back and forth between the RAM and EEPROM with store and array recall signals. The NOVRAM uses a single 5-V supply for any function; regular EEPROMS require a high voltage (17 to 25 V) for writing and erasing. The RAM has typical read and write times of 300 nanosec. The store cycle to bulk transfer data from RAM to EEPROM is 10 msec max. The array recall time to transfer data from EEPROM to RAM is 1 msec. Price is in the \$20 range.

This is a new single-source device, but is recommended for achieving a nonvolatile memory.

### 3.11 POWER REQUIREMENTS

The display circuitry requires about 3 A at 5 V, while flight circuitry requires 750 MA at 5V.

To conserve power while in flight, a DC-to-DC converter having an efficiency of about 75% will be used. This will mean that the unit will dissipate approximately 5 W in flight. On the ground, it is recommended that a laboratory 5-V, 5A power supply cable be plugged into the unit.

The current drains versus the Integrated Circuits are shown in Table 3-3.

**TABLE 3-3 CURRENTS VERSUS PARTS** 

		CURRENT (mA)	TOTAL CURRENT (mA)		
IC (DISPLAY)	QTY	PER DEVICE	FLIGHT ONLY	GROUND ONLY	
8751	1	150	150	150	
2764	2	55		110	
2708	1	150	150	-	
2201-30	1	55	55	55	
ADC0816	7	3	21	_	
LS151	16	10	160	-	
LS251	2	10	20	_	
LS138	2 2	10	20	_	
55114	3	50	150	-	
MISC			24	185	
DISPLAY	1 1	2500	-	2500	
TOTAL			750	3000	

R81-2049-018D

### 3.12 ELECTRICAL PARTS LIST

Table 3-4 itemizes a typical electrical parts list.

A description of special components used in the HUDPS with copies of the manufacturers data sheets follows. The devices are:

- 8751: Single-Chip 8-Bit Microcomputer
- HDSP: 5x7 Dot Matrix Alphanumeric Display System
- ADC0816: Single Chip Data Acquisition System
- 2764, 2716: Ultraviolet Erasable Programmable Read-only Memories
- X2201-30: 1024x1 Nonvolatile Static RAM
- AD537: Voltage-to-Frequency Converter
- 54LS151: Data Selector/Multiplexer
- 54LS251: Tri-state Output Data Selector/Multiplexer.

### 3.12.1 8751: Single-Chip 8-Bit Microcomputer

This single-chip, 40-pin, single-voltage microcomputer manufactured by Intel contains features found in many multichip computer systems. The mathematical instructions of multiply and divide save hundreds of program steps and therefore debugging, while the subtract and compare instructions which are so necessary but not available on most microcomputers are also preprogrammed.

TABLE 3-4 ELECTRICAL PARTS LIST

QTY	PART NO.	DESCRIPTION	NO. OF PINS				
	INTEGRATED CIRCUITS						
1	8751	MICROPROCESSOR	40				
2	2764	EPROM	28				
1	2716	EPROM	24				
1	2201-30	NOVRAM	18				
7	ADC0816	8-BIT TRI-STATE OUTPUT A/D CONVERTER WITH 16 INPUT MULTIPLEXER	40				
16	LS151	8-INPUT MULTIPLEXER	16				
2	LS251	TRI-STATE 8-INPUT MULTIPLEXER	16				
2	LS138	3 TO 8 DECORDER	16				
3	LS311	TRIPLE 3 INPUT "AND"	14				
3	55114	DUAL DIFFERENTIAL LINE DRIVERS	16				
2	55470	DUAL DRIVERS	14				
6	MISC	TTL GATES	14				
1	LM140	5 VDC REGULATOR	TO 3 METAL CAN				
		DISPLAY CIRCUITS					
1	HDSP2432	32-CHARACTER HD ALPHANUMERIC DISPLAY, HEWLETT PACKARD	6.4 x 2.3 IN. PC BOARD				
1	HOSP2471	DISPLAY INTERFACE INCORPORATING 128-CHARACTER ASCII DECODER, HEWLETT PACKARD	6.4 x 2.3 IN, PC BOARD				
	PRIN	ITED CIRCUIT BOARDS AND PC BOARD CONN	ECTORS				
6 6		6.5 x 5 IN. GC8258U: 66-PIN BOARD CONNECTOR GC8258N: 66-PIN MATE					
		BULKHEAD CONNECTORS					
	1	12-PIN OUTPUT					
2	1	3-PIN POWER					
2	ļ	100-PIN INPUT					
		MISC ELECTRICAL COMPONENTS					
50		0.1 mF 100-VOLT CAPACITORS					
6	1	15 mF 15-VOLT CAPACITORS					
ī	}	28 VDC INPUT LINE FILTER					
1	}	40-W RESISTOR					
250	1	1/8-W 5% RESISTORS					
1	<u> </u>	12 MHz CRYSTAL					
		CHASSIS					
		7 IN. WIDE x 6 IN. HIGH x 8 IN. DEEP					
R81-204	9-0190						

Additional features include four 8-bit ports for 32 I/O lines, two 16-bit timer/ event counters, and external program memory expandable to 64K bytes. With a 12-MHz crystal, 58% of the instructions are executed in 1  $\mu$  sec, 40% are executed in a 2  $\mu$  sec, and multiply and divide require 4  $\mu$  sec each.

Fig. 3-14 is a copy of the data sheet for the 8751 family of devices. The 8751 has a user programmable and ultraviolet erasable PROM.

8051 Architectural Specification and Functional Description

PRELIMINARY

## 8031/8051/8751 SINGLE-COMPONENT 8-BIT MICROCOMPUTER

- 8031 Control Oriented CPU With RAM and I/O
- 8051 An 8031 With Factory Mask- Programmable ROM
- 8751 An 8031 With User Programmable/Erasable EPROM
- 4K x 8 ROM/EPROM
- **III 128 x 8 RAM**
- Four 8-Bit Ports, 32 I/O Lines
- Two 16-Bit Timer/Event Counters
- High-Performance Full-Duplex Serial Channel
- Boolean Processor
- Compatible with MCS-80™/MCS-85™ Peripherals
- External Memory Expandable to 128K
- MCS-48" Architecture Enhanced with:
  - Non-Paged Jumps
  - Direct Addressing
  - Four 8-Register Banks
  - Stack Depth Up to 128-Bytes
  - Multiply, Divide, Subtract, Compare
- Most Instructions Execute in 1µs
- 4µs Multiply and Divide

The Intel® 8031/8051/8751 is a stand-alone, high-performance single-chip computer fabricated with Intel's highly-reliable \*5 Volt, depletion-load, N-Channel, silicon-gate HMOS technology and packaged in a 40-pin DIP. It provides the hardware features, architectural enhancements and new instructions that are necessary to make it a powerful and cost effective controller for applications requiring up to 64K bytes of program memory and/or up to 64K bytes of data storage.

The 8051.8751 contains a non-volatile 4K x 8 read only program memory; a volatile 128 x 8 read/write data memory; 32 1/O lines; two 16-bit timer/counters; a five-source, two-priority-level, nested interrupt structure; a senal 1/O port for either multi-processor communications, 1/O expansion, or full duplex UART; and on-chip oscillator and clock circuits. The 8031 is identical, except that it lacks the program memory. For systems that require extra capability, the 8051 can be expanded using standard TTL compatible memories and the byte oriented MCS-80 and MCS-85 peripherals.

The 8051 microcomputer, like its 8048 predecessor, is efficient both as a controller and as an arithmetic processor. The 8051 has extensive facilities for binary and BCD arithmetic and excels in bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44% one-byte, 41% two-byte, and 15% three-byte instructions. With a 12 MHz crystal, 58% of the instructions execute in 1µs, 40% in 2µs and multiply and divide require only 4µs. Among the many instructions added to the standard 8048 instruction set are multiply, divide, subtract and compare.




Fig. 3-14 Intel 8751 Data Sheet

### 3.12.2 HDSP: 5 x 7 Dot Matrix Alphanumeric Display System

A two-board system made by Hewlett-Packard has been studied as a possible smart display. The units chosen were the HDSP-2432 (a single-line, 32-character LED display panel) and the HDSP-2471 (display interface which incorporates a 128-character ASCII decoder). A copy of the data sheet is provided in Fig. 3-15.

The alphanumeric display controller consists of a preprogrammed microprocessor plus associated logic to provide decode, memory, and drive signals to interface the display panel to the user's system.

### 3.12.3 ADC0816: Single-Chip Data Acquisition System

This single 40-pin chip manufactured by National Semiconductor contains a 16-channel analog multiplexer controlled by a 4-bit address, an 8-bit analog-to-digital (A/D) converter with a conversion time of 100 usec, and an 8-bit tri-state output latch buffer that allows the digital outputs to be tied to the microprocessor data bus under control of the microprocessor.

The 16-channel multiplexer allows seven integrated circuits to control 112 analog inputs using one 8-bit port from the microprocessor. Four bits select one of the 16 inputs on each unit, one bit is used to start the A/D conversion, and three bits select which of the seven chips (or none) is to be tied to the data bus.

A copy of a data sheet is given in Fig. 3-16 and includes a list of some additional features of the device, such as a single 5-V supply and a low-power (15 mW) requirement. The ADC0816CD is a ceramic device that has an operating temperature range of -55°C to +125°C.

### 3.12.4 2764: 8K x 8 Ultraviolet Erasable PROM

The 2764 is a 5-V only, 65,536-bit ultraviolet erasable programmable read-only memory (EPROM) in a single 28-pin integrated circuit. It is a nonvolatile memory that can be used to store the microprocessor program memory and the stored message for each input signal. This device can store 8192 8-bit characters which can be broken



# 5 x 7 DOT MATRIX ALPHANUMERIC DISPLAY SYSTEM


PART NUMBER

HOSP - 2416 HOSP - 2424 HOSP - 2432 HOSP - 2440 HOSP - 2470 HOSP - 2471 HOSP - 2472

TECHNICAL DATA MARCH 1980

### **Features**

- COMPLETE ALPHANUMERIC DISPLAY SYSTEM UTILIZING THE HDSP-2000 DISPLAY
- CHOICE OF 64, 128, OR USER DEFINED ASCII CHARACTER SET
- CHOICE OF 16, 24, 32, or 40 ELEMENT DISPLAY PANEL
- MULTIPLE DATA ENTRY FORMATS —
   Left, Right, RAM, or Block Entry
- EDITING FEATURES THAT INCLUDE CURSOR, BACKSPACE, FORWARDSPACE, INSERT, DELETE, AND CLEAR
- . DATA OUTPUT CAPABILITY
- . SINGLE 5.0 VOLT POWER SUPPLY
- . TTL COMPATIBLE
- EASILY INTERFACED TO A KEYBOARD OR A MICROPROCESSOR



### Description

The HDSP-24XX series of alphanumeric display systems provides the user with a completely supported 5 x 7 dot matrix display panel. These products free the user's system from display maintenance and minimize the interaction normally required for alphanumeric displays. Each alphanumeric display system is composed of two component parts:

- An alphanumeric display controller which consists of a
  preprogrammed microprocessor plus associated logic,
  which provides decode, memory, and drive signals
  necessary to properly interface a user's system to an
  HDSP-2000 display. In addition to these basic display
  support operations, the controller accepts data in any
  of four data entry formats and incorporates several
  powerful editing routines.
- A display panel which consists of HOSP-2000 displays matched for luminous intensity and mounted on a P C. board designed to have low thermal resistance.

These alphanumeric display systems are attractive for applications such as data entry terminals, instrumentation, electronic typewriters, and other products which require an easy to use 5 x 7 dot matrix alphanumeric display system

Display Boar	ds
HOSP-2416	Single-line 16 character display panel utilizing the HDSP-2000 display
HDSP-2424	Single-line 24 character display panel utilizing the HDSP-2000 display
HOSP-2432	Single-line 32 character display panel utilizing the HDSP-2000 display
HOSP-2440	Single-line 40 character display penel utilizing the HDSP-2000 display
Controller 8	oerds
HDSP-2470	HDSP-2000 display interface incorporating a 64 character ASCII decoder
HDSP-2471	HDSP-2000 display interface incorporating a 128 character ASCII decoder
HDSP-2472	HDSP-2000 display interface without ASCII decoder. Instead, a 24 pm socke is provided to accept a custom 128 character set from a user programmed 1K x in the control of the custom of t

DESCRIPTION

When ordering, specify one each of the Controller Board and the Display Board for each complete system

PROM

R81-2049-021D

Fig. 3-15 Hewlett-Packard 5 x 7 Dot Display System



### Analog-to-Digital Converters

### ADC0816, ADC0817 Single Chip Data Acquisition System

### **General Description**

The ADC0816, ADC0817 (MM74C948) data acquisition component are monolithic CMOS devices with an 8-bit analog-to-digital converter, a 18-channel multiplexer and imicroprocessor compatible control logic. The 8-bit AD converter uses successive approximation as the convertion technique. The convertor feetures a high impedance chopper stabilized comparator, a 258R voltage divider with analog switch tree and a successive approximation register. The 16-channel multiplexer can directly access any one of 16 single-ended analog signals and provides the logic for additional channel expension. Signal conditioning of any analog input signal is assed by direct access to the input of the 8-bit A/O converter.

The device eliminates the need for external zero and full-scale adjustments and featured an absolute accuracy \$\leq 1\ \text{LSB}\ including quantizing error. Easy interfacing to microprocessors is provided by the lasthed and decoded address inputs and latched TTL TRI-STATE® outputs.

The design of the ADC0816, ADC0817 has been optimized by incorporating the most desirable expects of several A/D conversion techniques, The ADC0816 ADC0817 offers high speed, high accuracy, minimal temperature dependence, excellent long-term accuracy

and repetability, and consumes minimal power. These features make this device ideally suited of applicational such as process control, industrial control, and mischible control. For similar performance except 8-thermal multiplesser in a 28-pin pestage, see ADC0808 data sheet.

### Features

- Total unedjusted error < 21/2 LSB
- Unearity error < ±1/2 LSB
- No missing codes
- Government managements
- 4 No offset assured:
- · No scale adjust required
- Conversion time of 100 µs
- · Easy microgracessor interface
- · Latthed TRI-STATE output
- Lasched address input
   Retigmetric conversion
- Single 5V supply
- Low power consumption-15 mW
- # Full military temperature range available

# 

Fig. 3-16 Single Chip Data Acquisition System

up into 85 messages, each 96 characters long. A copy of the data sheet is enclosed (Fig. 3-17).

### 3.12.5 2708, 2716, 2732: Ultraviolet EPROM

The 2708, 2716, and 2732 EPROMs are smaller (and cheaper) memory size devices that have 8192, 16384, and 32768-bit capacities, respectively. These smaller devices can be used to keep track of constants and to expand on the 2764 above.

### 3.12.6 X2201-30: 1024 x 1 Nonvolatile Static RAM

This 18-pin, single-voltage memory chip manufactured by Xicor contains two 1K memories mounted in a single integrated circuit. One memory is a 1K static RAM which is overlaid bit-for-bit with a 1K Electrically Erasable PROM (EEPROM). Data can be written into or read out of the RAM at speeds of 300 nanosec. Upon a command to store, data from the RAM are written into the EEPROM (required time of 10 msec).

Data will remain unchanged in the EEPROM with or without power supplied until the next store command. Upon power-up or an array recall command, data in the EEPROM are copied back into the RAM nondestructively. The data are now in RAM and EEPROM.

Fig. 3-18 is a copy of the data sheet.

### 3.12.7 AD537: Voltage-to-Frequency Converter

This single 14-pin monolithic integrated circuit manufactured by Analog

Devices converts input analog signals to a constant-amplitude frequency which is

linearly dependent on the input voltage according to the equation

$$F = \frac{V}{10RC},$$

Where R and C are external components; R is determined by the maximum input full scale voltage and C by the maximum desired output frequency.

The AD537 is linearly dependent on temperature and can be used directly as a temperature transducer scaled for Fahrenheit or Centigrade by selection of the external resistor and capacitor.



PRELIMINARY

### 2764 (8K x 8) UV ERASABLE PROM

- 200 ns (2764-2) Maximum Access Time . . . HMOS\*-E Technology
- Compatible to High Speed 8mHz 8086-2 MPU . . . Zero WAIT State
- Two Line Control

- Pin Compatible to 2732A EPROM
- Industry Standard Pinout . . . JEDEC Approved
- Low Active Current...100mA Max.

The Intel® 2764 is a 5V only, 65,536-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The standard 2764 access time is 250ns with speed selection available at 200ns. The access time is compatible to high performance microprocessors, such as Intel's 8mHz 8086-2. In these systems, the 2764 allows the microprocessor to operate without the addition of WAIT states.

An important 2764 feature is the separate output control. Output Enable ( $\overline{OE}$ ) from the Chip Enable control ( $\overline{CE}$ ). The  $\overline{OE}$  control eliminates bus contention in multiple bus microprocessor systems. Intel's Application Note AP-72 describes the microprocessor system implementation of the  $\overline{OE}$  and  $\overline{CE}$  controls on Intel's EPROMs. AP-72 is available from Intel's Literature Department.

The 2764 has a standby mode which reduces the power dissipation without increasing access time. The active current is 100mA, while the standby current is only 50mA. The standby mode is achieved by applying a TTL-high signal to the CE input.

The 2764 is fabricated with HMOS\*-E technology, Intel's high-speed N-channel MOS Silicon Gate Technology.




Fig. 3-17 Single Chip Data Acquisition System




Fig. 3-18 Non-volatile Static RAM Data Sheet

R&1-2049-024D

XICOR, INC., 1221 Innabruck Drive, Sunnyvale, California 94086 Telephone: (408) 734-3041 TWX: 910-379-0033

OXICOR 1960 Parents per Data sheet effective April 1980 Revision C

The frequency signal is inputted to a counter for a unit time determined by the microprocessor to become a useable digital number.

Fig. 3-19 is a copy of the data sheet for the device.

### 3.12.8 54LS151: Data Selector/Multiplexer

This single-chip, 16-pin device accepts eight digital inputs and selects one of these as an output by decoding a 3-input data select from the MP. This device operates from a single 5-V supply and has a typical power dissipation of 30 mW. A copy of the data sheet is shown in Fig. 3-20.

### 3.12.9 54LS251: Tri-State Data Selector/Multiplexer

This single-chip, 16-pin device operates identically to the 54LS151 with the exception that it can have a tri-state output, making it ideal for driving a data bus. This unit operates from a single 5-V supply and has a typical power dissipation of 35 mW. A copy of the data sheet is shown in Fig. 3-21.



### **Integrated Circuit Voltage to Frequency Converter**

### PRELIMINARY TECHNICAL DATA

Low Cost A-D Conversion Versatile Input Amolifier Positive or Negative Voltage Modes Negative Current Mode High Input Impedance, Low Drift Single Supply, 5 to 36 Volts Linearity: :0.05% Low Power: 1.2mA Quiescent Current

Full Scale Frequency up to 100kHz 1.00 Volt Reference Thermometer Output (1mV/ K) F-V Applications

### PRODUCT DESCRIPTION


The AD5 37 is a monojithic V-F converter consisting of an input amplifier, a precision oscillator system, an accurate inter nai reference generator and a high current output stage. Only a single RC network is required externally to set up any full scale (F.S.) frequency up to 100kHz and any F.S. input voltage up to \*30V. Linearity error is as low as ±0.05% for 10kHz F.S., and operation is guaranteed over an 80dB dynamic range. The converter performs very well even at very low frequencies, maintaining linearity down to 0.001Hz; accuracy at this level is limited only by input offset voltage and current. The overall temperature coefficient (excluding the effects of external components) is typically ±30ppm/. C. The AD\$37 operates from a single supply of 5 to 36V and consumes only 1 2mA quiescent current

A temperature-proportional output, scaled to 1 00mV/°K. enables the circuit to be used as a reliable temperature-tofrequency converter, in combination with the fixed reference output of 1 00V, scales down to 0°C or 0°F can be generated

The low drift (1µV/2C typ) input amplifier allows operation directly from small signals (e.g. thermocouples or strain gauges) white offering a high (259MΩ) input resistance. Unlike most V-F converters, the AD537 provides a square-wave output, and can drive up to 12 TTL loads, LEDs, very long cables, etc.

The excellent temperature characteristics and long-term stabilits of the AD537 are guaranteed by the primary band-gap. reference generator and the low I C, silicon chromium thin film resistors used throughout

the circuit is available in a hermetically scaled 14 pin DII package and in three grades, the AD\$37J and K for 0 to +70 C operation and the AD5378, specified from -55 to +125°C



#### PRODUCT HIGHLIGHTS

- The AD537 is a complete V-F converter requiring only an external RC timing network to set the desired full scale frequency and a selectable pull-up resistor for the opencollector output stage. Any full-scale input voitage range from 100mV to 10 volts for greater, depending on +V5) can be accommodated by proper selection of timing resistor The full scale frequency is then set by the timing capacitor from the simple relationship, f = V/10RC
- 2. The power supply requirements are minimal, only 1.2mA quiescent current is drawn from a single positive supply from 4.5 to 36 volts. In this mode, positive inputs can vary from 0 volts (ground) to (+V5 + 4) volts. Negative inputs car easily be connected for below ground operation.
- 3 F-V converters with excellent characteristics are also easy to huld by connecting the AD537 in a phase-lock loop, application particulars are shown on page 6.
- 4. The versatile open-collector NPN output stage can sink up to 20mA with a saturation voltage less than 0.4 volts. The Logic Common terminal can be connected to any level between ground (or -VS) and 4 voits below +VS. This allows easy direct interface to any logic form with either positive or negative logic levels.
- 5 Every AD537 is subjected to long term stabilization bakes and temperature cycled 10 times from -65 to +150°C prior to final test to insure reliability and long-term stability

Information furnished by Analog Devices is believed to the accuration develope. Mowever no responsibility is assumed by Analog Devices for its use not for any infringements of patents or unter rights of mind patters which may result from its use. No increme is granted by inflined from the No increme is granted by inflined from or otherwise under any patent or patent rights of Analog Devices. R81-2049-026D

Route 1 Industrial Park; P.O. Box 280; Norwood, Mass. 02062 Tel: 617/329-4700 TWX: 710/394-6577 West Coast Texas

213/595-1783 312/894-3300

214/231-5094

Fig. 3-19 Voltage to Frequency Converter Data Sheet

### TYPES SN54150, SN54151A, SN54152A, SN54LS151, SN54LS152, SN54S151, SN74150, SN74151A, SN74LS151, SN74S151 DATA SELECTORS/MULTIPLEXERS

BULLETIN NO. DLS 7611819, DECEMBER 1972-REVISED OCTOBER 1976

- '150 Selects One-of-Sixteen Deta Sources
- Others Select One-of-Eight Data Sources
- Performs Parallel-to-Serial Conversion
- Permits Multiplexing from N Lines to One Line
- Also For Use as Boolean Function Generator
- Input-Clamping Diodes Simplify System Design
- Fully Compatible with Most TTL and DTL Circuits


	TYPICAL AVERAGE	TYPICAL
TYPE	PROPAGATION DELAY TIME	POWER
	DATA INPUT TO WOUTPUT	DISSIPATION
'150	11 ns	200 mW
'151A	8 ms	145 mW
'152A	8 ms	130 mW
'LS151	11 ns <sup>‡</sup>	30 mW
'LS152	11 ms <sup>†</sup>	28 mW
3151	4.5 ns	225 mW

### description


These monolithic data selectors/multiplexers contain fulf on-chip binary decoding to select the desired data source. The '150 selects one-of-sixteen data sources; the '151A, '152A, 'LS151, 'LS152, and 'S151 select one-of-eight data sources. The '150, '151A, 'L\$151, and 'S151 have a strobe input which must be at a low logic level to enable these devices. A high level at the strobe forces the Woutput high, and the Youtput (as applicable) low.

The '151A, 'LS151, and 'S151 feature complementary W and Y outputs whereas the '150, '152A, and 'LS152 have an inverted (W) output only.


The '151A and '152A incorporate address buffers which have symmetrical propagation delay times through the complementary paths. This reduces the possibility of transients occurring at the output(s) due to changes made at the select inputs, even when the '151A outputs are enabled (i.e., strobe low).



SN54151A, SN64LS151, SN64\$151 . . . J OR W PACKAGE SN74151A SN74L8161, SN74S161 ... J OR N PACKAGE (TOP VIEW)



### SNB4162A, SNB4LS152 . . . W PACKAGE (TOP VIEW)



### TEXAS INSTRUMENTS

R81-2049-028D

Fig. 3-20 Data Selector/Multiplexer Data Sheet

TTL MSI

### TYPES SN54251, SN54LS251, SN54S251, SN74251, SN74LS251 (TIM9905), SN74S251 DATA SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS BULLITIN NO. DLG 7811834 DECEMBER 1972-REVISED OCTOBER 1976

Three-State Versions of '151, 'LS151, 'S151


- Three-State Outputs Interface Directly with System Bus
- Perform Parallel-to-Serial Conversion
- Permit Multiplexing from N-lines to One Line
- Complementary Outputs Provide True and Inverted Data
- Fully Competible with Most TTL and DTL Circuits

TYPE	MAX NO. OF COMMON OUTPUTS	TYPICAL AVG PROP DELAY TIME (D TO Y)	TYPICAL POWER DISSIPATION
SN54251	49	17 ms	250 mW
SN74251	129	17 00	250 mW
SN54LS251	49	17 ns	35 mW
SN74LS251	129	17 ms	35 mW
SN545251	39	8 ne	275 mW
SN745251	129	8 ns	275 mW


### description

These monolithic data selectors/multiplexers contain full on-chip binary decoding to select one-of-eight data sources and feature a strobe-controlled threestate output. The strobe must be at a low logic level to enable these devices. The three-state outputs permit a number of outputs to be connected to a common bus. When the strobe input is high, both outputs are in a high-impedance state in which both the upper and lower transistors of each totem-pole output are off, and the output neither drives nor loads the bus significantly. When the strobe is low, the outputs are activated and operate as standard TTL totem-pole outputs.

To minimize the possibility that two outputs will attempt to take a common bus to opposite logic levels, the output control circuitry is designed so that the 'average output disable time is shorter than the everage output enable time. The SN54251 and SN74251 have output clamp diodes to attenuate reflections on the bus line.



### functional block diagram



	- 10	WUT	75	out	PUT
\$	ELEC	7	STROBE	-	
C		A			W
X	×	×	М	Z	Z
L	L	L	L	00	ō
L	L	H	١.	D1	01
L	H	L	L	03	52
Ļ	н	H	L	D3	ō
H	L	L	L	04	2
Ħ	L	H	L	D6	ĎĪ
H	H	L	الا	D6	Ø
H	H	н	L	07	Ď?

H = high legis level, L = less legis lib X = irrelevant, Z = high irrepasenceDE, D1 . . . D7 = the level of the re e (eff)

TEXAS INSTRUMENTS

R81-2049-029D

Fig. 3-21 Tri-State Data Selector/Multiplexer

### 4 - CONCLUSIONS AND RECOMMENDATIONS

### 4.1 CONCLUSIONS

This six-month study contract validated the concept that a Hydraulic Diagnostic System (Display/processor) could be designed for universal application by any Navy aircraft.

A rapid change in software would compensate for Hydraulics System differences and variation in sensor requirements.

The display panel, driven by its own microprocessor circuit, is universal for all intended vehicles.

A nonvolatile memory approach permits storage of flight sensor information even after shutdown and without the use of batteries.

### 4.2 RECOMMENDATIONS

Based on the results of this study, the following recommendations are proposed.

- Continue with a design development study for the F-14A/A-6E vehicle
- Establish the common type of sensors required for each vehicle with their respective limits and output parameters
- Manufacture three shipsets, systems for testing on the F-14 a hydraulic simulator, A-6E flight test vehicle, and possibly the E-2C pending Navy authorization.

### 5 - REFERENCES

- 1. Proposed AIR xxx Aircraft Hydraulic System Characteristics.
- 2. NADC Report No. TR75160-30 "Final Engineering Report Phase I HYCOS".
- 3. NADC Interim Report No. TR76309-30 "Hydraulic Diagnostic Monitoring System".
- 4. NADC Report No. TR76390-30 "Hydraulic Diagnostic Monitoring System".

	No. of	Copies
DISTRIBUTION: NAVAIR (AIR-00D4) (2 for retention) (3 for AIR-530312) (2 for AIR-340C) (2 for AIR-4114A)	. 9	
DTIC	. 12	
NAVAIRDEVCEN	. 9	
Grumman Aerospace Corp	. 2	